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ABSTRACT
Organic thin-film transistors (OTFTs) have been in the market for a long time;
however, it is only recently that they have started taking over a major portion of the
electronics industry which includes large area flexible displays, organic light emitting
diodes (OLEDs), and many other applications. OTFTs based on P3HT (poly 3hexylthiophene) are of particular interest and have been investigated more than most other
organic semiconductor-based OTFTs primarily because of its excellent solubility in a wide
variety of solvents, making it relatively simple to deposit a thin film on a substrate by less
complex solution processing methods such as dip-coating and spin-coating. However, the
performance of P3HT based transistors are poor and there has been a lot of efforts put into
enhancing its mobility.
In this thesis, we designed, fabricated, and characterized functional organic thin
film transistors with P3HT as the semiconductor and present and discuss the results. With
enhancing the mobility, improving the thermal stability and improving the adhesion of
P3HT to the dielectric as the aim, we added a mono layer and a dual layer of graphene
oxide in between the dielectric and the P3HT and characterized the devices. The results
from both of these cases are presented and discussed.
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CHAPTER 1
INTRODUCTION

In the field of electronics, the substrate on which the devices are fabricated is one
of the major deciding factors that determine the type of application of those devices or even
open doors to a plethora of new applications. One such door was opened with the
understanding of field effect operations in thin films. This led to the possibilities of using
a different substrate than silicon such as glass, which being transparent opened a door to
new applications such as large area flat panel displays. With the subsequent discovery of
organic/polymeric semiconductors which are mechanically flexible, the substrate could
now be flexible as well and this opens another new door for flexible electronics. Many
electronic industries are using organic semiconductors-based devices, including Samsung
whose latest innovation is a foldable smartphone.
Furthermore, organic thin-film transistors (OTFTs) are particularly interesting as
their fabrication processes are much less complex in comparison with conventional silicon
technology, which involves high-temperature and high-vacuum deposition processes and
sophisticated photolithographic patterning methods [1]. The performance of OTFTs can be
described by the conventional transistor parameters such as ON/OFF current ratio, field
effect mobility, threshold voltage and transconductance. The performance of OTFTs in
terms of these parameters is inferior to silicon-based technology and although OTFTs will
not replace its conventional counterpart because of its limiting switching speed, they have
a great deal of potential for a wide variety of applications because of their unique
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characteristics such as solution-processible semiconductors, wide range of substrate
choices and less expensive fabrication techniques [1].
Most work on organic thin-film transistors only emerged in the late 1980s and
because of their poor performance, interest in organic electronics remained limited to
academic groups for another ten years. During that period, much research effort was
devoted to improving charge-carrier mobility and it was only when the mobility of organic
semiconductors surpassed that of amorphous silicon, that several industrial groups decided
to begin their research programs on OTFTs [2]. Thus, this research is mainly motivated by
the prospect of achieving better mobility in lower mobility organic devices by manipulating
the dielectric-semiconductor interface.
In chapter 2, the operating principles of thin film transistors (TFTs) along with a
drain current model are reviewed. Then with a brief introduction to organic thin film
transistors (OTFTs), the device physics, charge transport mechanisms, drain current model,
and some OTFTs parameters are reviewed. In chapter 3, all the materials used in the
fabrication and their specific properties are discussed along with the reason our choice of
materials. In chapter 4, the entire process of fabrication, which includes wafer dicing and
cleaning, electrode deposition, P3HT deposition, and device isolation, is illustrated in
detail. In chapter 5, the various fabricated devices are characterized, and the results are
discussed. In chapter 6, a brief introduction to graphene oxide and the effects of adding
either a mono layer or a dual layer of graphene oxide on to the interface are discussed. In
chapter 7, the thesis is summarized with concluding remarks.
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CHAPTER 2
THE FIELD EFFECT IN THIN FILM TRANSISTORS

In this chapter, the design and operation of inorganic Thin Film Transistors (TFTs)
and Organic Thin Film Transistors (OTFTs) are reviewed. The fundamental operating
principles of TFTs, which are essentially the same as the operating principles of Metal
Oxide Semiconductor Field Effect Transistors (MOSFETs), are discussed briefly.
Secondly, the operating principles of OTFTs, which are similar to those of TFTs, are
discussed in detail and finally, some of the important features that are particular to organic
devices are also reviewed.
2.1 Thin Film Transistors
The first TFTs were fabricated in 1962, which was about two years after the fabrication
of the first MOSFETs [3]. In a MOSFET a silicon wafer is typically used both as the
substrate and the semiconductor material, whereas in a TFT the semiconductor is a thin
film (usually amorphous silicon) and the substrate is typically glass. The fabrication
techniques used for fabricating MOSFETs involve ion implantation, layered growth, and
deposition and involves several other steps such lithographic patterning, metallization,
whereas the TFTs only involve the process of deposition [3,4]. This difference in the
fabrication techniques ensures the crystallinity in the MOSFETs while the layers on a TFT
can only be amorphous and consequently the MOSFETs have a higher carrier mobility [3].
On the other hand, since only the deposition process is involved in TFT fabrication,
transistors can be fabricated on almost any kind of substrate which includes glass and
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plastic which are transparent [3]. This also makes it possible to fabricate transistors over
large areas of substrates unlike in silicon-based technology, which makes the TFT
technology a preferred means of developing large area flat panel displays [3]. The general
fabrication processes of TFTs are not reviewed here since this thesis is mainly focused on
OTFTs. A structural comparison of a typical MOSFET and a TFT with glass substrate is
shown in Figure 2.1.

Figure 2.7 Comparison of a MOSFET and a TFT structure [3]

A TFT is fundamentally a Field Effect Transistor (FET) with three terminals (gate,
source, and drain) and is essentially a type of MOSFET with a major operational difference
being that a MOSFET operates based on the inversion layer at the semiconductor-oxide
interface while the TFT does so based on the accumulation layer [1,4]. Applying a bias at
the gate of a TFT accumulates charge carriers (positive or negative depending on whether
it is n-type or p-type semiconductor material) forming the channel between the source and
the drain. These charge carriers at the channel are what constitute a drain current upon
applying a potential between the source and the drain.
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Considering an n-type TFT, it can be designated as an enhancement or depletion mode
device depending on whether threshold voltage (VT) is positive or negative respectively,
VT being the minimum voltage required to create enough charge carriers at the surface for
conduction [4]. When the gate voltage VG is considerably higher than VT, a significant
number of electrons (for n-type) are accumulated at the dielectric-semiconductor interface
and a drain current (IDS) will flow depending on the drain-to-source potential (VDS) [4].
If VDS < VG – VT, the device is in the linear mode and IDS is described by [4],
𝑊

1

2
𝐼𝐷𝑆 = 𝐶𝑜𝑥 𝜇𝐹𝐸 ( 𝐿 ) [ (𝑉𝐺 − 𝑉𝑇 )𝑉𝐷𝑆 − 2 𝑉𝐷𝑆
]

(1)

While if VDS ≥ VG – VT, then the device is in the saturation mode and IDS is described
by [4],
1

𝑊

2

𝐿

𝐼𝐷𝑆 = 𝐶𝑜𝑥 𝜇𝑠𝑎𝑡 ( ) (𝑉𝐺 − 𝑉𝑇 )2

(2)

In equations (1) and (2), 𝐶𝑜𝑥 is the insulator (oxide) capacitance per unit area and is
given by 𝐶𝑜𝑥 =

ɛ𝑜𝑥
𝑡𝑜𝑥

(where ɛ𝑜𝑥 and 𝑡𝑜𝑥 are the permittivity and thickness of the oxide);

𝑊
𝐿

is the width to length ratio of the channel, and 𝜇𝐹𝐸 and 𝜇𝑠𝑎𝑡 are the linear/field-effect and
saturation mobilities which are characteristic of the semiconductor material. The field
effect mobility can be calculated by obtaining the transconductance (gm) at low VDS as
described by [1],
𝜇𝐹𝐸 =

𝑔𝑚
𝑊
𝐶𝑖 ( )𝑉𝐷𝑆
𝐿
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(3)

The transconductance is obtained by calculating the slope of a measured Id-Vg plot.
2.2 Organic Thin Film Transistors
OTFTs are the results of decades of research and ventures of making flexible
electronics. Over the last two decades, even though they are not fully understood, organic
materials-based electronics have been gradually entering the commercial market with
many applications [7]. Flexible electronics became a reality with the advent of solution
based organic semiconductors, i.e. they can be dissolved in a suitable solvent and
incorporated for fabrication [8]. This is particularly interesting because it makes them much
less complex to fabricate compared with the conventional Si technology, which involves
high

temperature

and

high

vacuum

deposition

processes

and

sophisticated

photolithographic patterning methods [1]. Although OTFTs are not likely to replace the
conventional inorganic TFTs because of their limiting switching speed, their unique
properties and relatively easier and less expensive fabrication processes provide them with
ample applications such has flat panel displays with organic light emitting diodes (OLEDs),
flexible integrated circuits, radio-frequency identification (RFID) tags, e-paper and many
more [1,8]. In this sub-section, the device physics, structures & operating principles,
relevant parameters, and drain current models of OTFTs are reviewed in detail.

2.2.1 Organic Semiconductor Device Physics
Organic semiconductors, composed of carbon elements, naturally conform to the
rigorous definition of semiconductors – the filled electronic states and the empty electronic
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states are divided energetically by a forbidden band/energy gap [9]. The chemistry of the
organic semiconductor compounds is unique in a way such that the molecules are
composed of atoms held together by covalent bonds and the solids are formed by discrete
molecules held together by van der Waals interactions [9]. This unique nature gives rise to
most of the source of charge carriers of the organic semiconductors called π-electrons. The
carbon atoms can form into chains, rings or branches by stable covalent σ or π-bonds. The
σ-bonds are formed by the 2s – 2p hybrid orbitals (sp1, sp2 or sp3) between adjacent atoms,
whereas the π-bonds are formed by the overlap between 2p orbitals of adjacent atoms that
do not participate in the formation of σ-bonds [9]. This phenomenon in a linear chain is
represented in Figure 2.2.

Figure 2.8. Carbon Linear Chain [9]

The σ-bonds are relatively stronger and the electrons in them are likely to be
localized whereas the π-bond electrons are widely delocalized when the 2p orbitals of the
atoms in the chain are aligned in parallel [9]. This delocalization phenomenon accounts for
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the color of the compound i.e., the materials formed only by σ-bonds (with localized
electrons) are colorless or transparent (usually a kind of plastic) because of its high
excitation and optical gap energy than the visible photon energy range, while the
delocalized π-electrons in the compound have decreased electronic excitation energy and
thus giving a specific color to the material [9].
Charge Transport – The charge transport mechanism in the organic semiconductors is
different from the conventional semiconductors. In inorganic semiconductors, charge
transport is phonon assisted whereas in the organic semiconductors, phonon scattering
limits the transport efficiency [9]. When identical organic molecules are brought together,
they self-organize to form crystals. During this process, molecules with different energy
levels of molecular orbitals overlap forming electronic bands and separated by a band gap
[8,9]. This molecular orbital overlapping is illustrated in Figure 2.3, where 2.3 (a) shows

Figure 2.9. Molecular Orbital Overlapping of sp2 orbitals (a) and pz orbitals (b) [8]
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overlapping of sp2 orbitals and 2.3(b) shows the overlapping of pz orbitals resulting in π
and π* orbitals.
The energy difference between the highest occupied molecular orbital (HOMO)
and the lowest unoccupied molecular orbital (LUMO), that are found in the valence band
and the conduction band respectively, forms the energy gap (Eg) which is typically in the
range between 1eV and 4.9 eV for organic semiconductors (OSCs) [8]. Most of the OSCs
exhibit a disordered molecular arrangement and thus charge transport is strongly limited
by their surface roughness, chemical impurity, morphological disorders and their
interaction with the dielectric [8]. However, this can be improved through regulated
annealing as explained in [10].
2.2.2 Operating Principles
The operating principles of OTFTs are similar to their inorganic counterpart and
comparable to that of MOSFETs. It is a three-terminal device (gate, source and drain) in
which the current flow between source and the drain is controlled by the gate bias [1]. The
channel is formed by accumulation of charges at the semi-conductor and dielectric
interface, i.e., the source of the current in the channel is majority carriers (holes in p-type
and electrons in n-type materials) much like inorganic TFTs, as opposed to the current flow
with minority carriers by the process of inversion in MOSFETs [1,8]. Despite the
distinction in charge transport physics of organic semiconductors compared to inorganic
semiconductors, the current-voltage characteristics of these transistors from the linear to
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the saturation regime can be expressed in similar way [8]. A general schematic of an
organic field effect transistor is shown in Figure 2.4.

Figure 2.10 Basic Schematic of Organic Field Effect Transistor [8]

An OTFT can also be fundamentally described as a capacitor with an applied
voltage that produces an electric field in the dielectric that results in the accumulation of
charges (holes/electrons) by means of aligning the metal’s (drain/source contact) Fermi
level near the HOMO or the LUMO levels of p-type or n-type semiconductors respectively
[8]. This mechanism is illustrated in Figure 2.5 with pentacene (a p-type organic
semiconductor) as an example.
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Figure 2.11. Energy Band Diagram - Gold and Pentacene [8]

2.2.3 OTFT Parameters
Mobility – The mobility of a device is described as the average charge carrier drift velocity
per unit electric field and it is the measure of how efficiently charge carriers can move
along the conducting path [8]. The mobility is generally characterized by the nature of the
semiconductor; however, in the case of organic transistors, the mobility is enhanced with
an increase of gate-over drive voltage (gate voltage higher than threshold voltage) [8]. In
other words, it is field dependent, and it is characterized by different values in linear and
saturation regimes of a working transistor. Typically, the inherent mobility of an organic
semiconductor lies in the range between 10-4 and 10 cm2 V-1s-1 [8]. Another important
factor that affects mobility is grain size of the active layer which in turn depends on how
consistently the layer is deposited [8].
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Threshold Voltage – Threshold voltage (VT) for OTFTs is the minimum voltage required
for accumulating the charge carriers at the semiconductor-dielectric interface to form a
conducting path between source and drain [8]. In a MOSFET, when the gate is properly
appropriately biased, an inversion layer is induced at the insulator-semiconductor interface
to form a channel and this process happens in two steps – initially, the source and the drain
and the path in between are isolated from the substrate by a depletion layer; next, the
channel forms only after the gate voltage goes beyond the threshold voltage which is the
gate voltage at the onset of strong inversion [11,12]. The onset of strong inversion refers
to the condition at which gate voltage, which is well beyond the threshold voltage, creates
more electrons than the doping concentration in a p-type semiconductor or more holes in
an n-type semiconductor. This forms an inverted channel at the surface i.e., n-channel in a
p-type semiconductor or p-channel in n-type semiconductor and hence the term inversion.
However, in OTFTs, there is no depletion layer isolating the channel from the substrate
which would ideally mean the threshold voltage is zero [12]. Nevertheless, a threshold
voltage is observed and corresponds to the gate-bias dependent mobility. Most of the
organic semiconductors (including P3HT) are characterized by the density of the localized
states in the energy gap and the fermi level is located close to the middle of the gap. At low
gate bias, most of the charges go into localized states and transport occurs only via activated
hopping between the states with low mobility. With an increase in gate bias, more states
are delocalized and the fermi level moves closer to the conduction band causing the
mobility to increase. [12,13]. Ignoring the gate-bias dependent mobility, the approximate
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value of the threshold voltage can be extracted by the extrapolation of the √ID – VG plot as
in the case of a MOSFET.
2.2.4 OTFT Drain Current Model
Although there are numerous factors controlling the behavior of different OTFTs
based on different organic semiconductors, they all exhibit some common behavior –
increased mobility at higher gate overdrive voltage [14]. This is accounted for in the OTFT
direct current compact model which is derived from primary the MOSFET models and are
analogous to that of TFTs.
The OTFT drain current for linear regime is expressed by [8], for (VDS < VG – VT)
𝑊

1

2
𝐼𝐷 = 𝐶𝑜𝑥 µ𝑙𝑖𝑛 ( 𝐿 ) [ (𝑉𝐺 − 𝑉𝑇 )𝑉𝐷𝑆 − 2 𝑉𝐷𝑆
]

(4)

The OTFT drain current for saturation regime is expressed by [8], for (VDS ≥ VG – VT)
𝑊

(5)

𝐼𝐷 = 𝐶𝑜𝑥 𝜇𝑠𝑎𝑡 (2𝐿) (𝑉𝐺 − 𝑉𝑇 )2

In equations 4 and 5, 𝐶𝑜𝑥 is the oxide capacitance per unit area, 𝜇𝑙𝑖𝑛 and 𝜇𝑠𝑎𝑡 are
𝑊

mobilities in the linear and saturation regimes respectively, and ( 𝐿 ) is the width to length
ratio. It is important to point out that the threshold voltage, VT, for the MOSFET and OTFT
equations are not the same as explained earlier and they are derived differently. The
mobility can be determined from transconductance, 𝑔𝑚 , which is given by [15],
𝑔𝑚 =

𝜕𝐼𝐷
𝜕𝑉𝐺

=

𝑊
𝐿

(at a constant VDS)

𝐶𝑜𝑥 𝜇 𝑉𝐷𝑆
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(6)

The behavior of the OTFTs usually varies from the above models owing to second
order factors such as bulk leakage current, contact resistance, interfaces between contacts
& semiconductor and dielectric & semiconductor, trap states and a few other minor
properties [8]. There are numerous advanced models put forward, such as the charge drift
model, that takes into account most of the above mentioned second order effects; however,
they tend to be extremely complicated and are not normally used for analytical modeling.
2.2.5 OTFT Structures
Primarily, the structure of an organic thin film transistor is classified based on the
gate and source-drain positions, which can be either at the bottom or at the top of the device.
These structures include top gate top contact (TGTC), top gate bottom contact (TGBC),
bottom gate bottom contact (BGBC), and bottom gate top contact (BGTC) [8,11]. The risk
of using top gate structures is that the performance of the OTFTs is most likely to degrade
severely if the organic semiconductor layer is contaminated during the deposition of the
metal gate at high temperature, and therefore bottom gate structures are preferred [8]. The
structures also affect the performance of the OTFTs regardless of the materials and
dimensions because of the path the charge carriers follow between source and drain [8].
Furthermore, a top contact structure exhibits a higher current due to the large injection area
for the carriers resulting in a lower contact resistance and it is also shown to have a higher
mobility compared with other structures [8]. Hence, the bottom gate top contact (BGTC)
is chosen for our research. The BGTC configuration is illustrated in Figure 2.6.
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Figure 2.12 Bottom Gate Top Contact OTFT Configuration [8]

This is a generalized configuration, and in our case, the source ‘S’ and the drain ‘D’
are gold, the organic semiconductor (OSC) is P3HT, and the insulator is silicon dioxide.
Since we used a degenerately doped silicon as the substrate it was also the gate, and we
deposited aluminum ohmic contacts for measurement and characterization purposes. There
are other structures, that are not widely used, such as dual gate, cylindrical gate structures
based on the gate, and vertical channel structure based on the channel, but they are not
reviewed in detail in this thesis.
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CHAPTER 3
MATERIALS USED FOR FARBRICATION
3.1 Substrate-Dielectric
The choice of the substrate material of a device is mainly determined by the kind of
applications it is designed for. For example, organic light emitting diodes (OLEDs) for
displays use glass substrates whereas organic polymer substrates (which include different
kinds of plastics) are used in flexible electronics. Silicon is widely used as a substrate in
many electronics applications, not only for its intrinsic properties but also for its ability to
produce an oxide layer by the thermal oxidation process [7]. Since our research is mainly
focused on characterization of the OTFT devices and not driven by particular applications,
we chose a silicon substrate which makes fabrication and probing less complex in a lab
confined environment. We purchased silicon wafers of 100 mm in diameter from
University Wafer [16]. The image of a full wafer is shown in Figure 3.1. The silicon was
degenerately doped, a p-type material with <100> orientation. The wafers were supplied
with a layer SiO2 of thickness of about 300 nm grown by wet thermal oxidation. We then
cut into to smaller dies (samples) for fabrication as explained in detail in the device
fabrication chapter.
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Figure 3. 1 Silicon Wafer

3.2 Organic Semiconductor
Most of the widely used organic semiconductors, such as poly (3-hexylthiophene)
(P3HT), poly (3-octylthiophene) (P3OT), pentacene, tetracene, etc., are intrinsically p-type
materials with holes as their majority charge carriers [7]. Although pentacene has a higher
mobility because of its morphology and has a good chemical stability, its not an ideal
choice for low-cost printing methods because of its insolubility [5,7]. Unsubstituted
polythiophenes are also insoluble and cannot be processed by solution-based deposition
techniques. Polythiophenes with substituents of long alkyl chains such as P3HT, on the
other hand, despite its lower mobility, shows excellent solubility properties [2,7] and is
much easier to fabricate on a substrate. This makes it an ideal candidate for our research.
The chemical structure of P3HT is shown in Figure 3.2.
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Figure 3. 2 P3HT Chemical Structure [15]

Structural regioregularity helps promote molecular self-assembly to achieve a
desirable structural order for charge transport. Regioregular P3HT, when deposited on
appropriate substrate, has been proven to show excellent FET characteristics [2]. We
purchased electronic grade P3HT from Rieke Metals [17] and it has 91-94% regioregularity
and an average molecular weight of 50-70 kDa.
3.3 Electrodes
The choice of electrode materials for the transistors also plays a vital role in achieving
a quality performance for the device. Therefore, the contact metals for source and drain
must be selected that produces least contact resistance i.e., the contact must possess a low
interface barrier with the semiconductor active layer to enable maximum carrier injection
[8,16]. Gold is often is used for p-type OTFTs because of its high work function of about
5.1 eV, which is very close to the HOMO level of P3HT (about 5 eV) [15]. This means the
interface barrier is less than an eV and hence gold is used for source and drain contacts in
our research.
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The gate electrode material is also crucial in determining the performance of the device
as it primarily controls the amount of charge carriers in the channel. It must have good
adhesion properties with the substrate to ensure a proper gating. Furthermore, the work
function of the gate electrode must be closer to that of the substrate material [8]. Since we
have a degenerately doped silicon substrate whose work function is determined to be about
3.9 eV [8], Aluminum (Al) was chosen as the gate electrode which has a work function of
about 4 eV and forms a good ohmic contact to silicon which is essential to the continuity
of the gate.
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CHAPTER 4
DEVICE FABRICATION
Since this research was conducted for experimental purposes with simplified
fabrication equipment, silicon was used as a substrate; gold and aluminum were used for
contacts. In an otherwise ideal case, a polymeric plastic would be used as a substrate
material and polymeric conductors such as PEDOT would be used as contacts to make the
whole device polymeric. A silicon wafer of 10mm diameter and 500µm thickness
containing a thermal oxide of 300nm thickness was purchased from University Wafer [16].
The silicon was degenerately doped making it highly conductive and effectively a metal.
All the fabrication techniques employed in this research were performed on the thermally
oxidized wafer. An aluminum ohmic contact was deposited on to the back side of the wafer

Figure 4. 1 Device Design

and it was then diced by hand scribing into rectangular samples. Then on each of the
samples, materials were deposited using an in-house developed process such that each die
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contained about 4 working transistors. A schematic of the device design is shown in Figure
4.1.
4.1 Gate Contact and Wafer Dicing
The initial step in the fabrication process was establishing the gate electrode on the
back side of the wafer by creating an aluminum ohmic contact. Initially, the back side of
the wafer was etched using 49% hydrofluoric acid (HF) to remove any native oxide formed
because of moisture in the air. To prevent etching the oxide layer on the front side of the
wafer, the wafer was placed with its front side facing down on supports in a tray in a fume
hood and the supports did not contact the edges of the wafer. Several drops of HF were
applied near the center of the back of the wafer allowed to etch the oxide. Once the oxide
was etched which usually takes a few minutes, the back of the wafer was flushed with
deionized water and the wafer was immediately immersed in deionized water for about 5
secs to remove the bulk of the remaining HF with minimal exposure to the front side of the
wafer. The wafer was then transferred to a second deionized water bath for 30 seconds and
then to a third for about 5 minutes to remove residual HF. Then the wafer was blown dry
with nitrogen and was immediately loaded into a thermal evaporator where aluminum was
evaporated on to the back of the wafer at a pressure of 5 x 10-6 torr. Once the evaporation
was complete, the wafer was sintered in a quartz furnace at 450° C with nitrogen purge for
35 minutes. After sintering, the wafer was placed on a cooling tray and allowed to cool in
the laboratory room environment. After 5 days, the wafer was manually cleaved into
custom die/samples, one of which is shown in Figure 4.2.

21

Figure 4. 2 Back Side of a Diced Sample with Al Ohmic Contact

4.2 P3HT Deposition
An ideal way to deposit P3HT would be by using photolithography; however,
lithographic process on organic semiconductors is very complicated, so in our case where
we are only studying the basic material and interface mechanisms, a simple dip-coating
method was chosen to deposit P3HT. Initially, P3HT powder was dissolved in chloroform
to form a liquid solution; in proportions of 0.01g of P3HT and 0.09g of chloroform (2 wt
% P3HT) [15] and this would constitute a layer of thickness of about 80 nm. The abovementioned amount of P3HT was placed into a small solution bottle, and the bottle was
placed on a weight scale as shown in Figure 4.3. Before placing P3HT into the bottle, the
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offset weight of the bottle was nullified on the weight scale so that the scale would measure
only the weight of subsequent additions of P3HT and chloroform from 0g. Once the
required weight of the P3HT was added, which could be observed on the weight scale’s
display, chloroform was poured into the bottle slowly using a disposable plastic pipette
while keeping an eye on the scale.

Figure 4. 3 Solution Bottle of P3HT on a Weight Scale

Once the required weight of 0.20g (0.02g of P3HT + 0.18g of chloroform) was reached on
the weight scale, the bottle was sealed with a cap and covered with aluminum foil. This
was done in order to minimize photoinduced oxidative doping [2]. The solution bottle was
shaken a few times and it was placed on a solution mixer as shown in Figure 4.4. The
agitation setting on the mixer was set to anywhere between medium and high and the
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machine was left to run overnight. This procedure was adopted to make sure that the P3HT
was completely dissolved in chloroform.

Figure 4. 4 Solution Agitator

The sample (die) on which the P3HT was to be deposited was first cleaned with
methanol and chloroform to remove any coarse dust from the surface and was subsequently
dried with a jet of nitrogen gas. The sample was then subjected to plasma etching to remove
any unwanted layer or any fine impurities on the SiO2 layer that could not be removed with
the previously used chemicals. After the cleaning procedures were completed, the sample
was dipped into the P3HT-chloroform solution with dipping equipment as shown in Figure
4.5. The sample was clamped on to a clip on the dipper and since the sample was
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rectangular, a small portion of the sample was used for handling purposes. The dipping
equipment was controlled by preinstalled software on a computer connected to the
equipment. The bottle containing the P3HT solution was placed at the bottom of the clamp
and aligned in a way that its opening was directly below the clamped sample. Thus, when
the sample was dipped, it would go into the bottle without touching the sides of bottle’s
mouth. Once everything was set up properly, a “down” command was given from the
computer that would bring the clamped sample down into the bottle. Once the sample was
dipped to the desired depth, a “stop” command was given to stop further dipping and an

Figure 4. 5 Dip Coating Equipment
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“up” command was given right afterwards to bring the sample back up with P3HT coated
on the sample. The dipping speed could also be controlled from the computer.
After the dipping process was completed, the sample was removed from the clamp
and a layer of P3HT could be seen on both sides of the sample including the aluminum
gate on the back. Subsequently, the backside coating would need to be removed. A
laboratory wipe soaked in chloroform was wrapped around a prong and was used to gently
wipe off the layer of P3HT from the aluminum. This process was repeated 4 to 5 times to
make sure essentially all of the P3HT was removed from aluminum. The sides of the
sample did not need to be cleaned because all the transistors on the sample would be
isolated separately as explained in the device isolation section later in this chapter. The
sample was then placed on a clean sheet of aluminum foil and then placed inside an oven

Figure 4. 6 P3HT Coated Sample in the Annealing Oven
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for annealing, as shown in Figure 4.6. The oven pressure was reduced to 10-3 torr and the
sample annealed at a temperature of 150 C for about 2-3 hours. Annealing has been claimed
to enhance the electrical properties of the polymer P3HT [10] and this will be discussed in
detail in a later chapter.
4.3 Gold Deposition
After the P3HT deposition, the drain and source contacts need to be deposited on
to the P3HT layer. Since it possesses excellent electrical properties, has relatively good
adhesive properties with P3HT, and is chemically inert, gold was chosen as the metal
contact for the source and the drain. The gold was deposited using a Physical Vapor
Deposition (PVD) technique. PVD is usually performed at high vacuum of the order of 106

torr to avoid sedimentation of impurities between the gold and P3HT. A custom shadow

mask which contained several drilled holes was used for our deposition, however we only
made use of four of them. Each of the circular holes was 2 cm in diameter. In order to
achieve high drive current in the channel in terms of its geometrical dimensions, the
channel width to length ratio must be as high as possible. To achieve this without
encountering repeatability issues, we adopted a technique suggested by Dr. Praveen
Ramamurthy [19] as discussed below.
A copper wire of thickness 200µm was laid flat over the shadow mask in such a
way that the wire ran through the holes of the shadow mask dividing each hole into two
(two wires were used in total each wire dividing two holes). The wires were fastened on to
the shadow mask with copper tape so that they would not move during the rest of the
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process. As a result, each circular hole would now essentially become two semi-circular
holes with a straight and thin opaque line of about 200µm thickness running in the middle
as shown in Figure 4.7. The sample was then placed on top of the shadow mask such that
side of the mask with the attached wires and the side of the sample with the P3HT face
each other. Also, it was ensured that the sample made good physical contact with the wires.
This was important because the portion of the P3HT that touches the wire would constitute

Figure 4. 7 Customized Shadow Mask
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the channel of the transistor and there must not be any gold deposited in that portion of the
device. Next, the shadow mask and the sample were placed inside a evaporator chamber
and the gold was evaporated onto the sample. The gold would be evaporated through the
holes of the shadow mask and deposited on to P3HT layer of the sample forming circular
dots. However, since we had the copper wire in the middle of the circular holes, there
would be a narrow gap in the middle of each circular dot. The sample with gold contacts
on top of the P3HT is shown in Figure 4.8.

Figure 4. 8 Gold Contacts on the P3HT Coated Sample Before Etching of P3HT
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In Figure 4.8, each semi-circular dot would be a source or drain contact and thus
two mirroring semi-circular dots closest to each other would form a thin-film transistor.
The channel length would be determined by the thickness of the narrow gap which is
determined by the thickness of the copper wire used. Although the thickness of the copper
wire used was precisely 200µm, the channel length would vary from 180 µm around 220
µm because of the shadowing effect. The channel width would be approximately equal to
the diameter of the circular holes used from the shadow mask, which was 2 cm, thus
achieving a width to length ratio of about 10.
4.4 Device Isolation
Since the P3HT was deposited using the dip-coating method, it was spread over the
entire sample giving rise to a phenomenon called “gate induced leakage current” as
discussed in [20]. The metal dots were deposited over P3HT and this would mean the P3HT
was not only present along the channel between the source and the drain, but also around
the contacts essentially extending the channel and disrupting the intended dimensions
between the two semi-circular gold contacts. It was also stated in [20] that the smaller the
amount of P3HT around the channel and contacts, the lower the leakage current. Hence,
after the P3HT and the metal (gold) depositions, the excess P3HT around the metal contacts
was etched off gently using a needle. This was performed carefully and slowly to make
sure no damage was inflicted on the sample or the devices on the sample. The resulting
sample after removing the unwanted P3HT, which contains the final OTFTs, is shown in
Figure 4.9. The four circular dots, with a narrow gap in the middle, that are located inside
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the etched region are the final four functional organic thin-film transistors. Each transistor
has two semi-circular gold contacts that form the drain and the source with a P3HT channel
in the middle and underneath all of them is the oxide, then substrate and finally the gate
contact.

Figure 4. 9 Fully Fabricated OTFTs
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CHAPTER 5
ELECTRICAL CHARACTERIZATION OF P3HT TRANSISTORS
All the transistors were characterized with the HP-4156B precision semiconductor
parameter analyzer, which is connected to the micromanipulator probe station by triaxial
probes. The probe station is shown in Figure 5.1. The sample was placed on the circular
object seen at the bottom in Figure 5.1, called the chuck so that the aluminum gate on the
back was making physical contact with the chuck. The four probes on either side of the

Figure 5. 1 Micromanipulator Probe Station
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chuck are the micromanipulator probes which make the electrical connections with the
transistor. The micromanipulator probes have golden tips on one end that make the physical
contact with the device and the other end of the probe has the knob that can be used to
move around the probe tip in all directions. A top view of a single OTFT seen through the
microscope in the probe station is shown Figure 5.2. Two probe tips were put down on
each one of the semicircular source/drain gold contacts. The third probe was put down on

Figure 5. 2 Top View of a Single OTFT

Figure 5. 3Triaxial Probe

the chuck that would effectively make an electrical contact with the aluminum gate on the
back of the sample. These three probes were connected to the SMU terminals of the HP4156B semiconductor parameter analyzer via triaxial cables, one of which is shown in
Figure 5.3. The SMU terminals were assigned their appropriate channels based on the
probe connections with OTFT terminals and measurements were made.
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5.1 Offset/Leakage Currents
For the first fabricated sample of transistors, the device isolation of the fabrication
process was not performed, and it caused an offset in the drain current at zero drain voltage
for higher gate voltages (for VG>0) due to gate induced leakage. The major source of this
gate induced leakage current is the thickness of the P3HT film which increases the
conductance of the film, which in turn results in the expansion of drain/source electrodes
as observed by Jia et al. [20]. The Id-Vd results from one of the transistors of the sample
without device isolation is shown in Figure 5.4. In this plot of drain current versus drainto-source voltage, the drain current for zero gate voltage (the bottom most curve the in plot)
starts at zero. However, the rest of the curves representing the drain currents at different

Figure 5. 4 I-V Characteristics of OTFT Without Device isolation

34

gate voltages (-5V, -10V, -15V, -20V) start with a positive magnitude which are offsets.
The magnitude of this offset grows larger with increasing gate voltages.
To reduce the this offset current, the drain/source expansion must be eliminated by
confining the P3HT layer within the active region i.e., the P3HT must only be present in
the channel between the source and the drain contacts [20]. This can be achieved by
manually etching off the excessive P3HT around the contacts, as discussed in the device
fabrication chapter. This essentially limits P3HT to the channel region and this process

Figure 5. 5 I-V Characteristics of OTFT with Device Isolation

35

resulted in the removal the offset leakage current. The resulting I-V characteristics are
shown in Figure 5.5. In this plot, it can be seen that all the drain currents for various gate
voltages from 0V to -70V with -10V increments start from essentially zero amps. Removal
of P3HT around the gold contacts practically eliminated the offset in the drain current.
It is important to notice that in addition to the elimination of the offset current, the
magnitude of the drain current is also much higher than that of the OTFTs on the sample
without device isolation; however, this increase cannot be accounted for by the device
isolation process. The first sample was fabricated primarily as a testing subject to establish
functional transistors. The second sample, however, was fabricated with a refined
fabrication technique as discussed in the Chapter 4 and contains transistors of different
channel dimensions from that of the first sample. As a result, the channel length is shorter,
and the width is larger in the second sample such that the width to channel ratio (W/L) is
over 10 times higher than in the previous sample, which increases the drain current as
evident from eqn. 6. All the subsequent samples involved in the research went through all
the processing steps described in the Chapter 4 with the exception of the first sample, which
has different channel dimensions and thus shows considerable difference in I-V
characteristics.
5.2 Extended Anneal
Annealing is generally known to improve the electrical characteristics of a polymer and
P3HT is no exception. P3HT is shown to have improved crystallinity after annealing at
150°C as observed by Heejoo et al. [21], mainly due to the increase in the grain size of the
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P3HT. So we decided to experiment with annealing. In addition to the P3HT annealing
immediately after its deposition, we annealed the second sample one more time after the
complete fabrication process and the characterization of the device and this would anneal
the complete transistor. We annealed the sample for a longer time of about 16 hours at the
same temperature (150°C), but in a nitrogen environment instead of reduced pressure. This
was done primarily to avoid oxidation since the process is longer, increasing the chances
of oxidation even. The resulting I-V characteristics of the same sample after the extended
anneal are shown in Figure 5.6.

Figure 5. 6 I-V Characteristics of OTFT After Extended Anneal
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The I-V characteristics from Figure 5.4 and 5.5 were of the same (second) sample,
but the I-V characteristics of Figure 5.5 were measured after the extended 16 hours anneal.
The extended anneal considerably improved the transistor characteristics of the device in
a way that the drain current, for a constant gate voltage, increases quadratically with drainsource voltage in the linear regime as opposed to a linear increase as seen in Figure 5.5.
Also, the drain current in the saturation regime is more saturated in Figure 5.6 as opposed
to the drain current approaching saturation as observed in Figure 5.5. However, it is also
crucial to notice that the magnitude of the drain current dropped severely after the extended
anneal, although we do not clearly understand the reason for this drop.
5.3 Turning Off the Device
Since our OTFT devices operate in depletion mode, they are normally ON and therefore
a positive gate bias is needed (since P3HT is a p-type semiconductor) to turn OFF the
device. Depletion mode means there are always charge carries present at the
semiconductor-dielectric interface even when there is no gate bias. This can be seen in the
drain current versus gate voltage measurement for a low drain voltage (VD = -5V) as shown
in Figure 5.7. The transconductance peak tells us where to derive the slope in the drain
current to determine the precise value of transconductance, which will be used in
calculating mobility later in the chapter. In Figure 5.7, there is still current at 0V gate bias;
however, when the gate voltage goes becomes more positive, we can see there is a drop in
drain current indicating the device is approaching the OFF state. This can also be
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Figure 5. 5 Id versus Vg at Vd = -5V with transconductance (gm)

realized with drain current against drain/source voltage as shown in Figure 5.8. With
increments in positive gate bias, the drain current is getting smaller. This implies that the
threshold voltage is a positive value which is normally the case for depletion mode p-type
devices. From Figure 5.7, the drain current, at Vg = 80 V, is almost negligible compared to
the magnitude of the saturation current when the device is in ON state and hence it is
concluded that the turn off voltage for our OTFTs is about 80 V.
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Figure 5. 8 OTFT Approaching the OFF State with Positive Gate Bias

5.4 Mobility Calculation
The field effect mobility of our OTFT devices can be derived from the equation as was
given in eqn. 7 and repeated here for reference.

𝑔𝑚 =

𝜕𝐼𝐷 𝑊
= 𝐶𝑜𝑥 𝜇 𝑉𝐷𝑆
𝜕𝑉𝐺
𝐿

The transconductance gm can be derived from the slope of an Id – Vg curve. For
convenience, we plotted the absolute values of Id and Vg in the Id – Vg curve measured at a
drain voltage of VD = -5V, which is shown in Figure 5.9. The slope was taken near the gate
voltage VG = 44V where the transconductance curve peaked as shown in Figure 5.8.
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Figure 5.9 Id -Vg Curve at VD = -5V

The transconductance (gm) extracted from Figure 5.9 is 5.99x10-9 ℧ and from eqn. 7,
the field effect mobility is calculated to be 0.52x10-3 cm2V-1s-1. The mobility seen in our
OTFT devices is about two orders lower than the standard mobility, 0.04 cm2V-1s-1,
achieved by Park et al. [22]. Our simplified fabrication techniques and a lower (W/L) ratio
compared with the OTFTs fabricated by Park et al. [22] would account for lower mobility
values in our OTFTs.
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5.5 Non-uniformity and Inconsistency
It was observed from the measurements on our transistors that there were
inconsistencies in their electrical characteristics. The major inconsistency observed was the
magnitude of the drain currents from different samples that underwent the same fabrication
procedure. From analyzing the drain current model from eqn. 6, the primary variable likely
to have caused this inconsistency was the mobility. The mobility is related to the
morphological structure of the polymer, which in turn is prone to change with the
deposition of the polymer. Since the P3HT deposition was performed manually by dip
coating method, the thicknesses achieved for different samples were inconsistent ranging
from 80nm to 120 nm. It has been shown that the morphology of the P3HT varies with the
thickness by Jia et al. and Gburek et al. [23,24], which in turn causes mobility variations.
The I-V characteristics taken from two different samples are shown in Figure 5.10 (a) and
Figure 5.10 (b). The highest magnitude of drain current shown in Figure 5.10 (a) is within
100 nA while the same shown in Figure 5.10 (b) is in range exceeding a µA. This difference
in the drain current for two OTFTs on two different samples fabricated with the same
procedure is a significant amount and so it needs more investigation.
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(a)

(b)

Figure 5. 10 I-V Characteristics of OTFTs on Two Different Samples

(a)

(b)

Figure 5. 11 I-V Characteristics of Different OTFTs on the Same Sample
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Not only did the magnitudes of drain currents from different samples vary, but in some
cases the drain currents of different devices fabricated on the same sample were
inconsistent as shown in Figure 5.11 (a) and Figure 5.11 (b). After observing this
inconsistency of characteristics in the same sample, we fabricated multiple samples
following the same fabrication process to see if it was an anomaly. However, all the
subsequent samples showed variations in the I-V characteristics of OTFTs among different
transistors in each of those samples. This tells us that P3HT layer may not be uniform
throughout the sample causing the variations and hence the P3HT film is required to be
investigated thoroughly to fully understand this phenomenon.
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CHAPTER 6
GRAPHENE OXIDE INTERFACIAL LAYER
6.1 Adding Graphene Oxide
Graphene oxide (GO) is derived from graphite by introducing oxygen-containing
functional groups that attach themselves to the carbon atoms in basal planes resulting in
widening the interlayer spacing. Graphene oxide comprises completely exfoliated
monolayers or few-layered stacks and they are generally 2 dimensional (2-D) of thickness
on the order of a few nanometers. It is a highly suitable filler material in polymer matrices
because of its 2-D lamellar structure, high surface-to-volume ratio, and excellent
dispersibility in water and other solvents. GO is shown to improve the mechanical and
functional properties, such as tensile strength, elastic modulus, thermal stability, and
electrical conductivity, of the polymer when a composite is formed with the two materials
[25].
With the goals of improving the mechanical and thermal stability, the physical
adherence of P3HT to the oxide layer, and possibly to improve the electronic properties
(mobility) of the P3HT semiconductor, and with consideration of the excellent chemical
and mechanical properties of graphene oxide, we performed two experiments with
graphene oxide. In one case we added a mono layer of GO and, in another case, a dual
layer of GO between the P3HT and the SiO2.
GO Deposition –At first, the graphene oxide solution was prepared with 1 mg of GO and
5 mg/ml of poly (glycidyl methacrylate-co-oligoethylene glycol methyl ether
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methacrylate). The solution was then centrifuged at a speed of 14,500 rpm three times
separately for 10 minutes to remove the excess polymer. Then the solution was again
centrifuged three times at different speeds of 500 rpm, 1000 rpm, and 2000 rpm for 15
minutes at each speed. This was done to remove GO aggregates. Once the solution was
ready, the sample was cleaned with the same cleaning procedure before the P3HT
deposition. After cleaning the sample, it was dip-coated with graphene oxide with the same
equipment following the same procedure as the P3HT dip-coating as described in Chapter
4. This would deposit a mono layer of GO on to the SiO2 layer. To achieve a dual layer
GO, the sample was immersed in water diluted 2 wt% solution of Polyacrylic Acid (PAA)
for 20 minutes which forms PAA layer over GO layer; this PAA layer acts as a binder.
Then the sample was rinsed three times with methanol and dip-coated with the GO solution
again. This would deposit a second layer of GO forming a dual layer GO [26]. After the
deposition of GO layers, the same fabrication procedure was followed for P3HT deposition
except that the sample was not cleaned again. The AFM images of a mono layer and a dual

(a) Mono Layer GO

(b) Dual Layer GO

Figure 6.1 AFM Images of Graphene Oxide (GO)
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layer graphene oxide film prior to P3HT deposition are shown in Figures 6.1 (a) and 6.1
(b). The irregularly shaped objects from Figures 6.1 (a) and 6.1 (b) that are spread
throughout the surface are called Graphene Oxide pellets and they are bound together
tightly. The gaps between these pellets are called the pores which makes the GO layer act
as filler material that would attach themselves to almost any materials and improve their
morphology/molecular arrangement. The thickness of mono layer and dual layer GO are
approximately 12 nm and 17 nm respectively.
6.2 Electrical Characterization
I-V characteristics of an OTFT with a mono layer and an OTFT a dual layer of graphene
oxide (GO) are shown in Figures 6.2 and 6.3 respectively. Although we can see that there
is a gating effect in both the devices, the I-V characteristics are significantly different than
that of typical OTFTs. It can be inferred from the results shown in Figures 6.2 and 6.3 that
the drain current of the OTFT with a monolayer GO is non-linear whereas the drain current
of the OTFT with a dual layer is linear comparable to a resistor. However, the interface
mechanics for this device are novel and are not well understood, so it requires more
investigation to better understand its I-V characteristics.
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Figure 6. 2 I-V Characteristics of an OTFT with a Mono Layer of GO

Figure 6. 3 I-V Characteristics of an OTFT with a Dual Layer of GO
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We also performed an extended anneal on the sample with monolayer GO with the
same extended annealing parameters as discussed in the Chapter 5. The resulting I-V
characteristics of the OTFT with monolayer GO after extended annealing is shown in
Figure 6.4. Comparing the results in Figures 6.2 and 6.4, we observe that the magnitude of
the drain current did not lower after the extended anneal as it did for the devices without
graphene oxide. This shows that adding GO has improved the thermal stability of the
OTFT, which was one of the goals of the addition of GO. However, the interface mechanics
need more investigation in order to understand the significant changes in the I-V
characteristics after the addition of GO.
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Figure 6. 4 I-V Characteristics of OTFT with Monolayer of Go After Extended Anneal
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CHAPTER 7
CONCLUSIONS AND FUTURE PROSPECTS

In summary, we fabricated organic thin film transistors on a silicon substrate with
P3HT as the organic semiconductor and we characterized the transistor and discussed the
positive and negative effects of extended annealing after the complete device fabrication
We calculated the mobility from the measured I-V curves to be 0.52x10-3 cm2V-1s-1. We
also reported some of the challenges with the devices and the fabrication techniques such
as non-uniformity and inconsistency. In order to improve the mechanical and electrical
properties of the device, we used graphene oxide as an anchoring material between the
semiconductor and the dielectric. However, the results were quite surprising, leading to
non-ideal characteristics with a gating effect and relatively high drain currents. Since the
results of adding even a monolayer of GO at the interface between the SiO2 and the P3HT
resulted in significant differences from what was observed in our traditional devices, some
very interesting effects are occurring at the interface of these OTFTs. Therefore, further
research is required to properly understand and exploit these mechanisms.
Going forward, the effects of small variations in the thickness of P3HT should be
studied in detail. Since there is little control over the uniformity and the proper arrangement
of P3HT molecules on the dielectric with the dip-coating deposition, other techniques of
depositing P3HT, that may ensure more control over the deposition and also ensure
consistent layers, should be investigated. It may be necessary to replace the dip-coating
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method with a new deposition technique. In addition, the effects of contact resistance on
mobility and change of contact resistance due to extended annealing should also be
investigated. Furthermore, the way the graphene oxide is deposited on to the substrate
should be studied in detail as well as exploring the possibilities of fabricating a composite
of graphene oxide and P3HT and depositing them together rather than individual layers.
Further experiments and modeling of the I-V characteristics of the OTFT devices with GO
layers are required to understand the surprising behavior observed.
We also investigated the inconsistencies in terms of change in the drain current with
respect to gate voltage at a given drain voltage. We took the ratio of drain currents of two
successive gate voltages (0V : -10V, -10V : -20, -20V : -30V and so on) and plotted the
drain current ratio versus gate voltage. We did this for OTFTs from different samples,
different OTFTs of the sample and also for the OTFTs with mono and dual layer GO. The
plots in Figures 7.1 and 7.2 essentially indicates how large the difference in drain currents
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Figure 7. 1 Drain Current Ratio with Respect to Gate Voltage for Two OTFTs on the Same
Sample
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at a given drain voltage (in this case, VD = -60V) between two successive gate voltages is.
They also illustrate the rate of increase in the drain current with increasing gate voltage;
the smaller the drain current ratio the larger the increase in the drain current. From Figure
7.1, the rates of drain current change with gate voltage in two OTFTs of the same sample
are almost the same and they increase linearly.

0.9

Drain Current Ratio

0.85
0.8
0.75
0.7

OTFT 1

0.65

OTFT 2

0.6
0.55
0.5
(0:10)V

(10:20)V

(20:30)V

(30:40)V

(40:50)V

Gate Voltage Range

Figure 7. 2 Drain Current Ratio with Respect to Gate Voltage for Two OTFTs on Different
Samples

From Figure 7.2 the drain current change of OTFTs from different samples also
change linearly, but the amount of change is significantly different. This shows that the
drain current increases more smoothly for OTFTs on the same sample in comparison with
the drain current increase for OTFTs on different samples. Figure 7.3 shows the same plot
for OTFTs with mono layer and dual layer GO. The rate of change of drain current with
gate voltage for an OTFT with mono layer of GO is essentially constant i.e., at a given
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drain voltage, for each increment in the gate voltage the drain current increases by a
constant value. The drain current of the OTFT with a dual layer of GO, however, increases
at a higher rate. The drain current ratio plots may, in the future, prove to be essential in
understanding the inconsistencies and non-uniformity of the P3HT layer and also in
understanding the effects of adding a second interfacial layer such as graphene oxide.
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Figure 7. 3 Drain Current Ratio with Respect to Gate Voltage Ratio of OTFTs with Monolayer
and Dual Layer Go
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